ENGINEERING SCIENCES

Electrical engineering

DESIGN AND IMPLEMENTATION OF MULTILEVEL INVERTER TOPOLOGY WITH REDUCED SWITCHING COMPONENTS

Jayakumar Velayutham, Karthikeyan Ramasamy

Received on September 14, 2023
Presented by Ch. Roumenin, Member of BAS, on November 28, 2023

Abstract

Multilevel inverters play a vital role in renewable energy applications. In this paper we designed a new MLI topology for various renewable energy sources application with fewer switches using the multiple pulse width modulation technique. H-Bridge MLI topology is designed and implemented in an asymmetrical configuration. The equal amplitude of DC sources is symmetric, and unequal amplitude DC sources are used asymmetrically. On operating the MLI in an asymmetric design with four voltage sources, eight switches and 15-level output is produced, while in symmetric mode 9-level output is produced. The low-frequency modulation scheme is applied with a designed switching pattern where the switching period is pre-determined. The proposed topology is designed with reduced switches, minimal total harmonic distortion (THD) and the results are compared with conventional multilevel inverter topologies. The proposed MLI topology performance is validated and verified with number of switches and voltage levels and mainly LSR & CLF. Fifteen-level MLI operation is also simulated using MATLAB platform for experimental validation. The results produced by proposed topology are found to be encouraging and superior than any other conventional topology.

Key words: multilevel inverter, pulse width modulation, level number per switch ratio, component per level factor, total harmonic distortion

Introduction. Conventional energy sources lead to global warming due to CO₂ emissions. Renewable energy sources (RES) play a significant role in meeting...
The depletion of fossil fuels paved the way for the emergence of RES. Solar energy, and wind energy are the primary sources of renewable energy [1]. The reliability of power generation will increase with the integration of RES into the power grid. The major problem faced in Solar PV is maintaining the maximum power in all situations, which requires an appropriate converter topology to improve the output from the Solar PV. The various parameters that impact the selection of converter topologies have cost, the number of switches, efficiency and soft switching commutation.

The multilevel inverter (MLI) topology is mainly implemented to eradicate the problems concerning THD, electromagnetic interference and dv/dt stress on switches [2]. The need for MLI is increasing daily as many appliances depend on it. Thus, it is clear that MLI is beneficial for improving the harmonic profile and reducing the number of components, followed by cost reduction of the system [3]. The main concept is varying the voltage levels continuously at various magnitudes to get an effective and smoother waveform. The multilevel topology has several modulation techniques; one widely used method is pulse width modulation which helps to make the output more proper and adequate [4]. The motivation to utilize a multilevel inverter is to stabilize the nature of DC to AC conversion, which will alleviate the high losses and switching frequency seen in three-level inverters.

In this paper, the author designed a novel topology of MLI in two different ways: a system with 10 switches and three distinct voltage sources for 15 level of output and another topology comprising 12 switches for 25 level of output. The above two topologies are compared with different modulation index and the voltage stress across the switches are reduced. The researcher increased output levels to reduce switching loss and voltage stress [5,6]. The phase disposition sine PWM technique is implemented to modify the t-type multilevel inverter. Here they developed MLI through MATLAB software and executed the output through Hardware with the help of OPAL-RT. The researcher implemented modified dc link with an inverter with a carrier-based PWM technique [6]. The 7 levels of the output voltage is generated when the six switches are controlled. In this paper, topology is designed with one architecture for voltage of medium-level applications based on single-double source unit in symmetric and asymmetric ways. Under typical circumstances, the output can reach a maximum of 13 levels, though the proposed architecture includes two different kinds of hybrid topologies. In that, hybrid topology 1 produces 27 levels of output and hybrid topology 2 attains 21 levels [7–15].

Proposed topology. Figure 1(a) represents the block diagram of the proposed topology of MLI. The converter’s input comes from renewable resources, such as solar PV, wind energy, or any DC source. The varying output collected from renewable energy sources is converted into boosted DC using the converter and fed to the MLI topology.
Asymmetric concept executed in MLI proposed topology. Figure 1(b) shows the proposed multilevel inverter topology with 8 switches. The topology is operated with four different voltages, namely $V_1 = 12\, \text{V}$, $V_2 = 24\, \text{V}$, $V_3 = 48\, \text{V}$, $V_4 = 48\, \text{V}$. Seven positive levels, 7 negative levels and one zero level have been obtained from the different modes of operation. Figure 2 shows the proposed topology of MLI with four different amplitudes of DC sources operating in asymmetrical mode. The new proposed MLI topology includes eight power semiconductor switches. It consists of six uni-directional switches ($S_2$, $S_4$, $S_5$, $S_6$, $S_7$, $S_8$) and two bidirectional switches ($S_1$, $S_3$).

Fig. 1. a) Block Diagram of Proposed Topology; b) Proposed Topology; c) Modes of operation; d) Switching pattern design

**Modes of operation.** Figure 1(c) shows the different modes of operation, and Table 1 shows the power flow sequence across the load. Added voltages are monitored across the load to determine output voltage levels. Table 1 lists several combinations of switching states for the suggested voltages.

**Parameters of the proposed MLI design.** The circuit parameters of proposed topology:

C. R. Acad. Bulg. Sci., 77, No 1, 2024
<table>
<thead>
<tr>
<th>Interval</th>
<th>Power flow sequence</th>
<th>Output</th>
<th>Interval</th>
<th>Power flow sequence</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>All switches open</td>
<td>0 V</td>
<td>15</td>
<td>All switches open</td>
<td>0 V</td>
</tr>
<tr>
<td>2</td>
<td>V₁ S₇ L S₆ S₁</td>
<td>+12 V</td>
<td>16</td>
<td>V₁ S₃ L S₄ S₅</td>
<td>−12 V</td>
</tr>
<tr>
<td>3</td>
<td>V₂ S₁ S₈ L S₅</td>
<td>+24 V</td>
<td>17</td>
<td>V₂ S₀ L S₇ S₃</td>
<td>−24 V</td>
</tr>
<tr>
<td>4</td>
<td>V₁ S₇ L S₅ V₂ S₁</td>
<td>+36 V</td>
<td>18</td>
<td>V₂ S₀ L S₈ V₁ S₃</td>
<td>−36 V</td>
</tr>
<tr>
<td>5</td>
<td>V₄ S₈ L S₆ S₂</td>
<td>+48 V</td>
<td>19</td>
<td>V₃ S₄ S₃ L S₇</td>
<td>−48 V</td>
</tr>
<tr>
<td>6</td>
<td>V₄ V₁ S₇ L S₆ S₂</td>
<td>+60 V</td>
<td>20</td>
<td>V₁ V₃ S₄ S₅ L S₈</td>
<td>−60 V</td>
</tr>
<tr>
<td>7</td>
<td>V₂ S₂ V₄ S₈ L S₅</td>
<td>+72 V</td>
<td>21</td>
<td>V₃ S₄ V₂ S₆ L S₇</td>
<td>−72 V</td>
</tr>
<tr>
<td>8</td>
<td>V₂ S₂ V₄ V₁ S₇ L S₅</td>
<td>+84 V</td>
<td>22</td>
<td>V₁ V₃ S₄ V₂ S₆ L S₈</td>
<td>−84 V</td>
</tr>
<tr>
<td>9</td>
<td>V₂ S₂ V₄ S₈ L S₅</td>
<td>+72 V</td>
<td>23</td>
<td>V₃ S₄ V₂ S₆ L S₇</td>
<td>−72 V</td>
</tr>
<tr>
<td>10</td>
<td>V₄ V₁ S₇ L S₆ S₂</td>
<td>+60 V</td>
<td>24</td>
<td>V₁ V₃ S₄ S₅ L S₈</td>
<td>−60 V</td>
</tr>
<tr>
<td>11</td>
<td>V₄ S₈ L S₆ S₂</td>
<td>+48 V</td>
<td>25</td>
<td>V₃ S₄ S₃ L S₇</td>
<td>−48 V</td>
</tr>
<tr>
<td>12</td>
<td>V₁ S₇ L S₅ V₂ S₁</td>
<td>+36 V</td>
<td>26</td>
<td>V₂ S₀ L S₈ V₁ S₃</td>
<td>−36 V</td>
</tr>
<tr>
<td>13</td>
<td>V₂ S₁ S₈ L S₅</td>
<td>+24 V</td>
<td>27</td>
<td>V₂ S₀ L S₇ S₃</td>
<td>−24 V</td>
</tr>
<tr>
<td>14</td>
<td>V₁ S₇ L S₆ S₁</td>
<td>+12 V</td>
<td>28</td>
<td>V₁ S₃ S₅ L S₈</td>
<td>−12 V</td>
</tr>
</tbody>
</table>
The number of switches are estimated as

\[ J_{\text{switch}} = 6P + 2, \]

where \( P \) is the number of basic unit, then the number of switches is

\[ J_{\text{switch}} = [6 \times 1] + 2 = 8 \] by taking \( P = 1(15 \text{ level of output}). \)

The number of sources is calculated as

\[ R_{\text{source}} = 4P. \]

Then the number of sources is

\[ R_{\text{source}} = [4 \times 1] = 4 \] by taking \( P = 1. \)

The number of levels is found by

\[ D_{\text{level}} = (2 \times J_{\text{switch}}) - 1. \]

Then the number of levels is

\[ D_{\text{level}} = [2 \times 8] - 1 = 15 \] by taking \( J_{\text{switch}} = 8. \)

The output voltage is determined as

\[ V_o = V_1 + V_2 + V_3 + V_4, \]

where \( V_1 = 12 \text{ V}, V_2 = 24 \text{ V}, V_3 = 48 \text{ V}, V_4 = 48 \text{ V}. \)

**Results and discussion.** This chapter discusses the output voltage, voltage across the load, FFT analysis, comparison of the number of switches used, and the number of voltage levels in symmetrical and asymmetrical configurations.

**Simulation result of voltage across the load.** Figure 2(a) shows how MATLAB Simulink has obtained the fifteen levels of output. It represents the 15 positive and negative output voltage levels such as 12 V, 24 V, 36 V, 48 V, 60 V, 72 V, and 84 V.

Figure 2(b) shows the comparison of the number of switches used. The proposed topology has proved that the number of switches is smaller than the existing topology. Figure 2(c) shows the comparison of number of levels obtained in a symmetrical configuration. The proposed topology has proved that the number levels is equal to existing topology. Figure 2(d) shows the comparison of number levels obtained in asymmetrical configuration. The proposed topology represents 15 output levels compared with the existing topology (Fig. 2(g)).

**Experimental setup.** Figure 2(e) shows the experimental setup of the proposed MLI topology. The proposed prototype model clearly shows the setup.
Fig. 2. a) Simulation result of voltage across the load; b) Comparison of number of switches; c) Comparison of number of levels in symmetrical configuration; d) Comparison of number of levels in asymmetrical configuration; e) Experimental setup for fifteen level MLI; f) Output voltage; g) Comparison of existing and proposed topology

comprising 8 MOSFET switches, four regulated voltage supplies, step-down transformers, optocouplers and LEDs. The output waveform generated through this setup is verified and displayed using an advanced digital storage oscilloscope. The prototype is operated with four different voltages namely $V_1 = 12\,\text{V}$, $V_2 = 24\,\text{V}$, $V_3 = 48\,\text{V}$, $V_4 = 48\,\text{V}$ to provide maximum output voltage of 63\,V. The complete cycle of the waveform is obtained with 15 levels of voltage composed of 7 levels in each positive and negative level and one zero level. Hardware specification and rating for various operating parameters are input voltages – 12\,V, 24\,V, 48\,V, MOSFET with Fast recovery diodes – IRFP 460 with BYF229, output voltage – 63\,V, output current – 1.1 amp, load resistor – 100\,Ω.

Figure 2(e) represents the 15 levels of output voltage obtained from the experimental setup. From the output waveform, it is clear that the fifteen-level
output voltage is turned and obtained by the digital storage oscilloscope. Eight MOSFET switches with heat sinks are employed in the hardware prototype. The pulse generator generated the pulse signals and fed them to turn on the switches through the control terminal. Here, the controller and MOSFET switches are properly isolated using an optocoupler. The MLI receives its input supply via a transformer. Transformers initially reduce 230 V AC electricity to 12 V AC, and rectifiers convert AC to DC. For the input supply of 12 V, the voltage regulator LM7812 is utilised, and the voltage regulator LM7805 is used to generate 5 V for Arduino operation. The Load Rheostat is connected to MLI’s output.

Figure 2(f) shows the output waveform collected from Power Quality Analyser while connecting across the load. The output waveform comprises of 15 levels, which include both positive and negative cycle in equal numbers. Initially, the system suffers from severe harmonics; while increasing the stages, the amount of harmonics gradually decreases. The system is recorded with an output of 63.28 V and 1.1 amp current across the load. A power quality analyser is used to measure the total harmonics present in the output. Figure 2(f) shows the total harmonic distortions present in the 15 level MLI when the load is resistive. It clearly shows that the amount of THD measured in the power quality analyser is 13.4%. Further it can suppress the harmonic suppression with help of filters [13].

From Table 2 it is clear that the various multilevel inverters consisting of H bridge topologies have been discussed and compared with the proposed topology regarding the number of sources, diodes, switches, levels, total number of components, LSR and CLF, correspondingly. The increased number of voltage levels (15 levels) when compared with existing topologies, namely MLI with 9 switches and 15 levels [16], MLI with 6 switches and 7 levels [17], MLI with 7 switches and 11 levels [18], MLI with 9 switches and 9 levels [19], MLI with 10 switches and 13 levels [20]. Compared with the topology mentioned above, the proposed topology is effective in operation, which comprises of the reduced num-

<table>
<thead>
<tr>
<th>Reference paper</th>
<th>No. of sources</th>
<th>No. of diodes</th>
<th>No. of switches</th>
<th>Total No. of components</th>
<th>No. of levels</th>
<th>CLF</th>
<th>LSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>[16]</td>
<td>3</td>
<td>–</td>
<td>9</td>
<td>12</td>
<td>15</td>
<td>0.80</td>
<td>1.67</td>
</tr>
<tr>
<td>[17]</td>
<td>2</td>
<td>6</td>
<td>6</td>
<td>14</td>
<td>7</td>
<td>2.00</td>
<td>1.17</td>
</tr>
<tr>
<td>[18]</td>
<td>3</td>
<td>–</td>
<td>7</td>
<td>10</td>
<td>11</td>
<td>0.91</td>
<td>1.57</td>
</tr>
<tr>
<td>[19]</td>
<td>4</td>
<td>3</td>
<td>9</td>
<td>16</td>
<td>9</td>
<td>1.78</td>
<td>1.00</td>
</tr>
<tr>
<td>[20]</td>
<td>5</td>
<td>–</td>
<td>10</td>
<td>15</td>
<td>13</td>
<td>1.15</td>
<td>1.30</td>
</tr>
<tr>
<td>Proposed</td>
<td>4</td>
<td>–</td>
<td>8</td>
<td>12</td>
<td>15</td>
<td>0.80</td>
<td>1.87</td>
</tr>
</tbody>
</table>

Table 2
Comparison of existing topologies with proposed topology

C. R. Acad. Bulg. Sci., 77, No 1, 2024
ber of switches, namely of 8 switches and increased levels of operation up to 15 levels. The proposed topology is better than conventional topology by higher LSR of 1.87, lower CLF of 0.80. Figure 2(g) compares the LSR and CLF for different topologies. The ratio of number of levels generated and number of switches is the Level number per Switch Ratio (LSR) and also the number of levels generated by each switch. Higher value of LSR denotes the better topology as compared with other topologies. Component Per Level Factor (CLF) is the ratio of total number of components used and number of levels. Lesser value of CLF will lead to better topology as compared with other topologies.

**Losses and efficiency.** Inverter Power Loss in MOSFET the loss due to conduction:

\[ P_{cl,T(t)} = [V_{MOSFET} + (R_{MOSFET} \times I_{rms})] \times I_{rms} \times P_{lsw}. \]

Loss due to switching:

\[ T_{on} = V_{rms} \times I_{rms} (t_{on\_delay} \times t_{on\_rise}) \times P_{lsw} \]

\[ T_{off} = V_{rms} \times I_{rms} (t_{off\_delay} \times t_{on\_fall}) \times P_{lsw}. \]

Energy losses are estimated as follows:

\[ P_{sl} = T_{on} + T_{off}. \]

The total power losses \( P_{total\ loss} \)are estimated as follows:

\[ P_{total\ loss} = P_{cl} + P_{sl}. \]

**Inverter efficiency.** Here \( P_{out} \) is the Output power; \( P_{in} \) is the Input power. The output power can be estimated as follows:

\[ P_{out} = V_{rms} \times I_{rms}. \]

MLI efficiency (\( \eta \)) is given as

\[ \eta = \frac{P_{out}}{P_{in}} = \left[ \frac{P_{out}}{(P_{out} + P_{total\ loss})} \right] \times 100 \]

\[ \eta = \left[ \frac{59.41}{(59.41 + 4)} \right] \times 100 = (0.9369 \times 100) = 93.69\%. \]

The simulation output power, \( P_o = 59.41 \) W is obtained \( (V_{rms} = 59.41 \) V & \( I_{rms} = 1 \) A). \( P_{in} \) represents the inverter’s input power, and \( P_{out} \) represents the output power. The total losses and efficiency are computed with the help of MATLAB simulation. The input power fed into the inverter is 63.41 W, the \( R_{ds} \)
(on) is 0.85 ohm, and VDS (on) is 0.8 V where assigned for the switches. The load
output power is obtained as 59.41 W, and efficiency is achieved as 93.69%. The
results of input power, output power, efficiency, and total losses are obtained.

**Conclusion.** This paper proposes a new topology for a MLI with a lower
switch count of eight and executed in symmetrical and asymmetrical configuration
possibilities with four voltage sources. When the system configuration comprises
an equal magnitude of voltage i.e. in a symmetrical configuration, the multi-
level inverter generates nine-level output voltage. The system operates in unequal
voltage magnitude during the asymmetric configuration and generates fifteen-level
output voltage. While extending the MLI topology to further extension by cas-
cading configuration produces twenty-nine level output voltage, respectively. The
fifteen-level MLI has a lower THD of about 13.4% without connecting the filter in
experimental and improved voltage conversion ratio results in more efficiency. The
proposed MLI topology results are compared with the recently developed topology in
terms of the number of switches, number of levels, and mainly LSR & CLF.
The proposed topology is found to be superior when compared with conventional
topology.

**REFERENCES**

inverter with improved basic unit structure for symmetric and asymmetric source
configuration, IET Power Electronics, 13(7), 1445–1455.

low-voltage ride-through flexible control capability for photovoltaic systems, Pro-

cently Developed Reduced Switch Multilevel Inverter for Renewable Energy Integra-
tion and Drives Application: Topologies, Comprehensive Analysis and Comparative

implementation of a novel nine level MT-MLI with a self-voltage-balancing switching
 technique, IET Power Electronics, 12(5), 3953–3963.

duced Number of Devices, IEEE Journal of Emerging and Selected Topics in Power
Electronics, https://doi.org/10.1109/JESTPE.2018.2881769.

with Metaheuristic Approach for Cascaded-MPUC49 Asymmetrical Inverter with
Boosted Output, IEEE, 8, 96867–96877.

and Hardware Implementation Considerations of Modified Multilevel Cascaded H-
Bridge Inverter for Photovoltaic System, IEEE, 7, 16504–16524.


Department of Electrical and Electronics Engineering, M. Kumarasamy College of Engineering, Karur, 639113, India

e-mails: jk2020jv@gmail.com, papkarthik@gmail.com